barco-silex
Your electronic design house
Home › Downloads

List of documents, videos, ... available for download

Brochure

  • application/pdf iconBarco Silex Activities
  • application/pdf iconBarco Silex Asic design flow
  • application/pdf iconBarco Silex board design services
  • application/pdf iconBarco Silex design competences
  • application/pdf iconBarco Silex DO-254 design services
  • application/pdf iconBarco Silex IP portfolio
  • application/pdf iconJPEG 2000 Brochures
  • application/pdf iconCustom design services

FactSheet

  • application/pdf iconBA109: HD/DCI JPEG 2000 Decoder
  • application/pdf iconBA110: HD/DCI JPEG 2000 Encoder
  • application/pdf iconBA115: JPEG decoder
  • application/pdf iconBA116: JPEG encoder
  • application/pdf iconBA129: Sub-frame latency JPEG 2000 decoder
  • application/pdf iconBA130: Sub-frame latency JPEG 2000 encoder
  • application/pdf iconBA317: DDR3, DDR2, Multi-Port Memory Controller
  • application/pdf iconBA412: DES and 3-DES IP core
  • application/pdf iconBA511: ARINC429 - DO254 Compliant
  • application/pdf iconBA612A: AHB Multi-Channel DMA Controller
  • application/pdf iconDCPB2120
  • application/pdf iconDCPB2160

ProductSheet

  • application/pdf iconBA411E: Multi-Purpose AES Crypto Engine
  • application/pdf iconBA414E: Public Key crypto engine
  • application/pdf iconDemo AES
  • application/pdf iconEasyKey - Crypto engines
  • application/pdf iconVideo over IP demo

Video

  • Barco Silex at E-Smart 2011 - Smart-engine for cryptography
  • Barco Silex at NAB Show 2008
  • Barco Silex at RTS 2010
  • Barco Silex at RTS 2011 - Crypto
  • Barco Silex at RTS 2011 - JPEG 2000
  • Barco Silex at RTS 2012
  • Barco Silex on YouTube

White Paper

  • Addressing latency-critical applications with JPEG 2000
  • Enabling real-time JPEG 2000 with FPGA architectures
  • Functional Verification of an Electronic Module Designed for an Aeronautic DO-254 Application
  • Increase performance in video and image processing applications with FPGA integration
  • Kintex 7 FPGA family: High performance DDR3 memory throughput achieved by optimization of the memory controller
  • Smart Engine for Public Key cryptography
  • Home
  • IP Products
    • Crypto
    • JPEG 2000
    • Memory Controllers
    • DO-254
    • JPEG
  • Design Services
    • ASIC - SoC
    • FPGA
    • Embedded
    • Board
    • Market
    • Methodology
  • News
    • Events
    • Press Release
    • News Letters
  • Company
    • Contact us
    • Careers
    • Locations
    • Partners
  • Download
Download - Barco Silex - High end quality engineering

Barco Silex

  • IP products
  • Design Services
  • News
  • Company
  • Downloads
  • White Paper

Newsletters

Subscribe

Upcoming events

  • CTIC 2013
    Certification Together International Conference – CTIC 2013
    21 May 2013 - 23 May 2013
  • Bits and Chips 2013
    Bits&Chips Hardware Conference 2013
    12 Jun 2013
  • Paris Air Show
    International Paris Air show le Bourget
    17 Jun 2013 - 23 Jun 2013
  • Barco Silex at IBC 2013
    IBC 2013
    13 Sep 2013 - 17 Sep 2013
Barco Silex on Youtube    Barco Silex on LinkedIn    Barco Silex on Viadeo
barco.com
barco-silex
Barco Silex Copyright 2013

Secondary links

  • About
  • Contact
  • Legal Disclaimer
  • Privacy policy
  • Site map